

**(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)**

**(19) World Intellectual Property  
Organization  
International Bureau**



**(43) International Publication Date**  
**16 December 2004 (16.12.2004)**

## PCT

**(10) International Publication Number**  
**WO 2004/109996 A1**

- (51) **International Patent Classification<sup>7</sup>:** **H04L 12/56,**  
12/28

(21) **International Application Number:**  
PCT/JP2004/007859

(22) **International Filing Date:** 31 May 2004 (31.05.2004)

(25) **Filing Language:** English

(26) **Publication Language:** English

(30) **Priority Data:**  
2003-156684 2 June 2003 (02.06.2003) JP

(71) **Applicant (for all designated States except US):** MAT-SUSHITA ELECTRIC INDUSTRIAL CO., LTD.  
[JP/JP]; 1006, Oaza Kadoma, Kadoma-shi, Osaka 5718501 (JP).

(72) **Inventors; and**

(75) **Inventors/Applicants (for US only):** KASHIWABARA, Kazuyuki. FUJIMORI, Hideki. ARASE, Yoshitaka. NISHIMURA, Yoshiko.


(74) **Agent:** OGASAWARA, Shiro; Daisan-Longev' Bldg., 3-11, Enokicho, Suita-shi, Osaka 5640053 (JP).

(81) **Designated States (unless otherwise indicated, for every kind of national protection available):** AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NA, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) **Designated States (unless otherwise indicated, for every kind of regional protection available):** ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

**(54) Title: DEVICE, METHOD, AND PROGRAM FOR PERFORMING MASTER/SLAVE SWITCHING PROCESS**



**(57) Abstract:** A device that performs a master/slave switching process dynamically changing a device functioning as a master device in a network in consideration of fixed device performances and also variable device states is provided. A device's own device information managing section (15) of a master device (1) manages device's own device information regarding its own device. Another device information managing section (16) manages other device information regarding other devices, which are slave devices. A schedule information managing section (17) manages schedule information regarding master device candidates. A device information processing section (13) obtains predetermined information, such as the remaining amount of battery, from a slave device specified based on the other device information and the schedule information at a predetermined time. The device information processing section (13) then compares the obtained predetermined information and the device's own device information to determine whether a device more suitable as the master device than its own device (1) is present. If such a suitable device is present, a master/slave switching process is performed with this suitable device.

**WO 2004/10996 A1**